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Introduction
With the increase of the integration of LSIs, the time for the verification of the design increases. Thus, high-speed logic simulators are needed.
Logic simulators can be roughly divided into two types: event-driven simulators and cycle-based simulators. In an event-driven simulator, only the outputs of the gates whose input signals change are evaluated. On the other hand, in a cycle-based logic simulator, the operation order of gates are determined statically beforehand, and all the outputs of the gates are evaluated for each clock cycle. Although the cycle-based logic simulator does not perform the timing verification, it is often faster than the event-driven simulator.
An LCC [1] is a kind of a cycle-based logic simulator using a general-purpose CPU. An LCC generates a program code for each gate of a logic circuit, and evaluates the circuit in a topological order from the inputs towards the outputs. In this paper, we will present a cycle-based logic simulator using an LUT cascade emulator. An LUT cascade emulator [2] consists of a control part, memories, and registers. Each register is connected to a programmable interconnection circuit, and the LUT cascade emulator evaluates the logic circuit stored in the memory. Murgai-Hirose-Fujita [10] also developed a logic simulator using large memories. Their method first converts a given circuit into a random logic network of single-output LUTs, then stores them in the memory, and finally evaluates the circuit by an eventdriven logic simulator implemented by a hardware accelerator. In our method, we first convert the given circuit into a cascade rather than random logic, so the control part is simpler than Murgai-Hirose-Fujita's method. Also, our method uses multiple-output LUTs rather than single-output LUTs.
In this paper, we consider a software-based logic simulation system where the LUT cascade emulator is simulated on a PC. Compared with the hardware-based logic emulator, a logic simulator using a standard PC is much cheaper, and can be enhanced with the improvement of the performance of PCs. Our simulator outperforms commercial logic simulators [13] . This paper is an extended version of [13] . Figure 1 shows a model of a sequential circuit, where X denotes inputs, Z denotes outputs, Y denotes the inputs to flipflops, Y denotes the outputs of flip-flops, and |Y| denotes the number of state variables. We first introduce an LUT cascade [3] that realizes the combinational part of a sequential circuit, then introduce the LUT cascade emulator that emulates the LUT cascade.
LUT Cascade Emulator

LUT Cascade
An LUT cascade is shown in Fig. 2 , where multiple-output LUTs (cells) are connected in series to realize a multipleoutput function. The wires connecting adjacent cells are called rails. Also, each cells may have external outputs in addition to the rail outputs. In this paper, X i denotes the external inputs to the i-th cell; Y i denotes the state inputs to the i-th cell; Z i denotes the external outputs of the i-th cell; Y i denotes the state outputs of the i-th cell; R i−1 denotes the rail inputs to the i-th cell; and R i denotes the rail outputs from the i-th cell. We can obtain an LUT cascade by applying functional decompositions repeatedly to the BDD that represents the multiple-output function [4] .
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The characteristic function of an n-input m-output function is a two-valued logic function with (n + m) inputs. It has input variables x i (i = 1, 2, . . . , n), and output variables
, and b ∈ B m . Then, the characteristic function satisfies the relation:
Definition 2.2:
A support variable of a function f is a variable on which f actually depends.
Definition 2.3: [5]
The BDD for CF of a multiple-output function f = ( f 1 , f 2 , . . . , f m ) is the ROBDD [9] for the characteristic function χ. In this case, we assume that the root node is in the top of the BDD, and the variable y i is below the support variable of f i , where y i is the variable representing f i .
Definition 2.4:
The width of the BDD for CF at height k is the number of edges crossing the section of the graph between x k and x k+1 , where the edges incident to the same nodes are counted as one. Also, in counting the width of the BDD for CF, we ignore the edges that incident to the constant 0 node.
Let X 1 and X 2 be sets of input variables, Y 1 and Y 2 be sets of output variables, (X 1 , Y 1 , X 2 , Y 2 ) be the variable ordering of a BDD for CF for the multiple-output function f = ( f 1 , f 2 , . . . , f m ), and W be the width of the BDD for CF at the height (X 1 , Y 1 ) in Fig. 3 . By applying functional decomposition to f , we obtain the network in Fig. 4 , where the number of lines connecting two blocks is t = log 2 W [4] . Theorem 2.1: [5] Let µ max be the maximum width of the BDD for CF that represents an n-input logic function f . If Figure 5 shows an LUT cascade emulator for a sequential circuit.
LUT Cascade Emulator
An LUT cascade emulator stores the cell data of an LUT cascade in the Memory for Logic. The address of cell data is calculated from inputs, state variables, and rail outputs of the preceding cell. The LUT cascade emulator reads the cell outputs from the memory for logic, and send them to the State Register and the Output Register. The Input Register stores the values of the primary inputs; the MAR (Memory Address Register) stores the address of the memory; the MBR (Memory Buffer Register) stores the outputs of the memory; the Programmable Interconnection Network connects the input register, the state register, and the MBR to the MAR; the Memory for Interconnection stores data for the interconnections; Memory for Page Address stores data for the page address; and the Control Net- work generates necessary signals to obtain functional values.
To emulate a sequential circuit, the LUT cascade emulator stores state variables and output variables in the registers. Figure 6 shows the 
Synthesis of the LUT Cascade Emulator
The data for a BDD for CF can be too large to be stored in a memory of the computer. Even if the BDD for CF is stored in a memory of the computer, it can be too large to be realized by an LUT cascade. Also, constructing a single BDD for CF for all the outputs is inefficient, since the optimization of a large BDD for CF is time consuming. In this paper, we first partition the given circuit into groups, and then construct a BDD for CF for each group.
Previous approach [13] partitions the output functions into groups so that the total number of cells is minimized. The method [13] uses a simple heuristic method to partition the outputs quickly. However, when the BDD for CF representing a single output function is excessively large, this method fails.
In this paper, we partition the circuit rather than the outputs. Although we have to introduce connection signals between groups, we can represent the circuits that are too large for the previous method [13] .
Graph Representation of a Circuit
To partition the circuit, we represent the given circuit by a directed-graph. We replace logic modules with nodes, and interconnections with edges. Also, we divide feedback lines into feedback inputs and feedback outputs, and replace them with edges. Definition 3.5: A primary input node denotes a primary input or a feedback input. A primary output node denotes a primary output or a feedback output. A logic module node denotes a logic module. Figure 8 illustrates a graph representing the circuit in Fig. 7 . In Fig. 8, x 0 , x 1 , x 2 , x 3 , and z 1 are primary input nodes, and z 0 and z 1 are primary output nodes. 
Example 3.1:
Partition of a Circuit
We formulate the partition problem for the given circuit as follows: Problem 3.1: Suppose that the given circuit is represent by a graph. Let A be the set of the logic module nodes in the graph. Then, partition the set A into subsets A j ( j = 1, 2, . . . , g) as follows:
2.
A j can be realized by an LUT cascade. 3. Node(A j ) ≤ T hNode, where T hNode denotes the maximum number of nodes for a group, and Node(A j ) denotes the number of nodes in the BDD for CF that represents A j .
Although several partitioning algorithms (e.g. by liner programming, or by dynamic programming) have been reported [18] - [20] , they require long computation time. In this paper, we trade the partition time and the quality of the partitioned circuits.
Algorithm 3.1: (Partition the Circuit into Groups and
Construct BDD for CFs) Let A be the set of the logic module nodes that represent the given circuit, g be the number of block in the partition, X be the set of the primary input nodes, A g be the set of nodes under selection, B be the set of nodes after selection, C be the set of candidate nodes, and T hNode be the maximum number of nodes for each BDD for CF.
realized by a cascade)){ 6:
Algorithm 3.1 finds a logic module node that minimizes the total number of inputs and outputs nodes (line 3). Then, it constructs the BDD for CF, and checks whether the number of nodes in BDD for CF is less than the T hNode or not (line 5). Also, it checks whether the group can be realized by a cascade or not (line 5). Algorithm 3.1 partitions the given circuit quickly, since it searches for the nodes of the circuit only once.
Memory Packing
By Algorithm 3.1, we represent a given multiple-output function by a set of BDD for CFs. Then, we construct the LUT cascades for them, and then store the LUT data into the memory of the LUT cascade emulator. Figure 9 shows an LUT cascade consisting of 4-input cells. Figure 10 (a) illustrates the memory map of cell data, where the memory for logic has 6-bit address inputs, and each word consists of four bits. The dark areas in the figure are unused, and P i denotes the page number.
Example 3.2:
(End of Example)
In Example 3.2, each cell data is stored in a separate page of the memory. The data of a cell must be stored in the same page, and must be read simultaneously. If there are any extra space in the same page, then multiple cell data can be stored in the same page. This method to reduce the memory area is memory-packing [6] .
Example 3.3:
In Fig. 10(a) , by storing the cell data r 5 and z 1 to Page 1, we have the memory map in Fig. 10(b) , where a half of the memory is enough to store all the Figure 11 shows the logic simulation system using an LUT cascade emulator. First, it partitions the Verilog-VHDL netlist-code describing the given circuit, and constructs BDD for CFs by Algorithm 3.1. Then, it reduces the number of nodes of BDDs by optimizing variable orders [7] . Next, it generates LUT cascades from BDDs using functional decompositions described in Chapter 2, and it maps them into the memory of the LUT cascade emulator. Also, it generates the C code that describes the control circuit of the LUT cascade emulator. Next, it complies the C code into the execution code for simulation of the LUT cascade emulator. And, finally the simulator on a PC evaluates the outputs of the given circuit by using the memory of the LUT cascade emulator.
Logic Simulation on an LUT Cascade Emulator
Generation of the Execution Code for Simulation
Program Code for the LUT Cascade Emulator
This system generates the program code that describes the following operations:
Step 1 Set the input register, and initialize the state register. Set the input values to the input register. Also, initialize to values of the state register.
Step 2 Evaluate each cell.
Step 2.1 Simulate the programmable interconnection network. Generate the address of the memory for logic from the values of the input register, the state register, the MBR, and the page address. Step 2.2 Read the memory for logic.
Read the content of the memory for logic using the address generated in Step 2.1. Step 2.3 Distribute the output values of the memory for logic.
Send the values read in Step 2.2 to the output register and to the state register.
Step 3 Perform the state transition.
Update the output values of the state register by using S Clock.
Sending each memory output to each register usually consumes CPU time. Fortunately, the memory outputs are stored in the order of primary outputs, state outputs, and rail outputs. For a 32-bit processor, we can evaluate up to 32 outputs at a time. To obtain required outputs, we shift the memory outputs covered by a mask, and assign into a 32-bit variable. In this way, we can evaluate the multiple output simultaneously. Also, there is an additional merit for performing the state transition. Let |Y| be the number of state variables of the given logic function, then the necessary number of evaluations for the state transition is |Y| 32 for a 32-bit machine.
Since cascades have many fewer signal lines than the original circuit, the compilation time for cascades are much shorter than that of the conventional LCC method.
Analysis of Simulation Time
When an LUT cascade emulator is implemented on a dedicated hardware [2] , the evaluation time is proportional to the number of cells. However, when an LUT cascade emulator is implemented on a standard PC, we need extra time, since the inputs and outputs of a cell must be evaluated sequentially.
To do high-speed simulation for an LUT cascade emulator on a PC, we consider two objects: a. Reduction of the number of cells.
This can be done by increasing the number of inputs of each cell. However, the increase of the number of inputs of each cell also increases the evaluation time per cell, which will be explained later. b. Reduction of the number of cell inputs.
This decreases the evaluation time per cells, but increases the number of cells.
To find the best strategy, we did the following experiments. We implemented 10 MCNC benchmark functions [8] on the LUT cascade emulator. By changing the maximum number of inputs for cells, we obtained the average number of cell inputs, the number of cells, and the execution time of the LUT cascade emulator. Figure 12 shows the experimental results, where the horizontal axis denotes the maximum number of cell inputs; 0 denotes the lower bound on the maximum number of inputs of cells, that is log 2 µ max + 1; the vertical axis denotes the ratios of the number of cells, the number of the average cell inputs, and simulation time. We set 1.00 to the ratios when the number of cell inputs is log 2 µ max + 1. Figure 12 shows that the simulation time increases with the number of cell inputs. The reason for this will be analyzed in Sect. 5.3. Therefore, our strategy is to reduce the number of cell inputs in the LUT cascade emulator.
Experimental Results
We implemented Algorithm 3.1 and the simulation system described in Sect. 4.1 in the C programming language. Then, we compared our method with other simulation methods with respect to the simulation time, the simulation setup time, and the size of memories. 
The Benchmark Functions
Comparison with LCC
We implemented the LCC simulator in the C programming language. 3). Table 2 shows that the LUT cascade emulator is 3-10 times faster than the LCC. Also, the setup for the LUT cascade emulator is 2-9 times faster than the LCC. Since the size of C-code for b17, b18, and b22 were too large, gcc could not optimize the codes with the option. Although we could simulate these benchmarks when we removed the optimize option for gcc, the simulation times were too long. Thus, we excluded these data from Table 2 . The code image sizes for the LCC are larger, since the LCC converts all the gates and signals into the C-code. On the other hand, the code image size for the LUT cascade emulator is smaller, since the LUT cascade emulator partition the given circuit into the memory for logic, and only the C-code that emulates the control part is generated. Although the LUT cascade emulator requires extra memory, they can be stored it in the memory of our PC.
To analyze the difference of the simulation time, we compare the estimated values with the experimental values. The number of operations in the LUT cascade emulator is estimated as follows: 
ES T.Cas = E.in × Cell
where, Rail = Cell − Cas. The first term of expression (1) denotes the setup time of all the external inputs of the cells; the second term denotes the access time to the memory for logic; the third term denotes the setup time for the output register; the fourth term denotes the setup time for the state register; and the last term denotes the setup time for the rail inputs. In Fig. 13 , the right vertical axis denotes the experimental value SIM.Cas (sec), and the left vertical axis denotes the estimated number of operations EST.Cas. Also, we conjecture that Literals is proportional to the simulation time for LCC. In Fig. 14 In Fig. 15 , the vertical axis denotes the number of instructions. The number of the assemblyinstructions for both methods are larger than the numbers of C instructions. Especially, that of the LCC increased. This is because the LCC compiler generates extra codes to evaluate negative literals and logic gates, and to produce the output signals. In the LCC, it's operands frequently move between registers and the memory. For the gate with fan-outs, the LCC stores the output values of the gate into a variable temporarily, and uses it as the input of two or more gates. On the other hand, the LUT cascade emulator uses only the rail values stored in a single register variable. Therefore, only the input register, the output register, the memory for logic, and the connections for each group require memory references. Experimental results show that the simulator based on an LUT cascade emulator is 3-10 times faster than the LCC. One reason for this is the difference of the representations: the cascade has many fewer signals than the random logic network. Another reason is the CPU architecture of the PC. The access time of the data in the main memory is about 200 times longer than one in the L1 cache. So, the CPU time heavily depends on the frequency of cache misses. In the case of the LCC simulator, the circuit data and control are mixed, and the instruction data is too large to be stored in the data cache. On the other hand, in the case of an LUT cascade emulator, the cascade data and control data are separated. Control data is in the instruction cache, while the cascade data is in the data cache. Thus, we can expect fewer cache misses in the LUT cascade emulator. Figures 16 and 17 show the relation between the simulation setup time and the code image size. In these figures, the right vertical axis denotes the simulation setup time (sec), and the left vertical axis denotes the code image size (kilo bytes). These figures show that the code image sizes affects the simulation setup time. The code image size for the LUT cascade emulator is smaller than that of the LCC. Therefore, the LUT cascade emulator is faster than the LCC with respect to the simulation setup time. Note that, in the LUT cascade emulator, we need data for logic in addition to the code.
Comparison with the QRMDD
In this part, we compare with an MDD-based logic simulator. As for the definitions on MDD (Multi-valued Decision Diagram), refer [14] , [21] . Let (X 1 , X 2 , . . . , X u ) be the input variables. When all X i (i = 1, 2, . . . , u) appear in this order in all paths of an MDD (k), the MDD (k) is a QR-MDD (k) (Quasi-Reduced Multi-valued Decision Diagram) with k bits. The length of an arbitrary path in a QRMDD (k) is equal to u, the number of input variables. Note that, a QRMDD usually has redundant nodes. By combining the binary nodes of a BDD into a multi-valued node of 2 k inputs, we obtain a QRMDD (k) [14] .
We can generate a code to evaluate the a QRMDD: Store a QRMDD in a table, and use a generic program to evaluate the QRMDD [11] . For example, a table for a QR-MDD (2) is obtained from a BDD in Fig. 5.4 . Also, Example 5.5 shows the pseudo-code for evaluating a QRMDD (3).
Example 5.4: From a BDD (Fig. 18(a) ), by combining the nodes into multi-valued nodes, we have an MDD (Fig. 18(b) ). From the MDD (Fig. 18(b) ), we have a QR-MDD (2) (Fig. 18(c) ). From the QRMDD (2) (Fig. 18(c) ), we have a table for QRMDD (2) (Fig. 18(d) ).
Example 5.5: (Pseudo-code to evaluate QRMDD (3))
. if (i < the length of the path for QRMDD (3)) then goto 2. 6. Terminate.
The code to evaluate a QRMDD (k) is quite similar to the code to evaluate an LUT cascade emulator. Also, the procedures for pre-computing the circuit beforehand are almost same. The difference between them is a data structure for the function. The QRMDD (k)-based method represents the circuit by multiple QRMDDs (k), and stores them to the table. On the other hand, the LUT cascade emulator represents it by multiple LUT cascades, and stores them to the memory for logic, using memory packing. Table 3 compares the LUT cascade emulator with the QRMDD (k). Name, Cell, Code, Setup, and Sim are the Table denotes the total memory size of tables (kilo bytes). The environment for the experiment is the same as the case of the LCC. Also for each benchmark, the LUT cascade and the QRMDD (k) are generated from the same BDDs. The setup time for the QRMDD (k) includes the time for partition the circuit, BDD generation, QRMDD (k) generation, table generation, C-code generation, and the compilation. Ratios denote that of the simulation setup time, that of the simulation execution time, and that of the memory size (QRMDD (k)/LUT cascade emulator). Since the simulation time for the QRMDD (k) is minimum when k = 3, we set to k = 3. Table 3 shows that the LUT cascade emulator is 1.1-3.9 times faster than the QRMDD (3)-based simulator. The setup for the LUT cascade emulator is also faster than that of the QRMDD (3). The memory size for QRMDD (3) is 1.8-5.5 times larger than that of the LUT cascade emulator.
To evaluate the memory size, we compare an estimated memory size with an actual memory size. Let k i be the number of external inputs of i-th cell, µ i be the number of rail inputs, and c be the number of cells. Note that, µ 0 denotes the number of rail inputs to the first cell, so µ 0 = 0. Let M Cas be the size of the memory for logic in the LUT cascade emulator. Then, we have
By replacing µ j ( j = 0, 1, . . . , c) withμ, the average of µ j , and k j ( j = 1, 2, . . . , c) withk, the average of k j , we have the following approximation: Figure 19 illustrates a node for a QRMDD (k), and Fig. 20 illustrates nodes with respect to X j . Let p be the path length, w j ( j = 0, 1, . . . , p) be the width of the QRMDD (k) with respect to X j . Note that, w 0 denotes the width on a root node, and w 0 = 1. As shown in Fig. 20 , one node for a QR-MDD (k) can be represented by the table storing 2 k pointers to the next nodes. Let a be the number of bits for the pointer, then the memory size for the table representing a node in a QRMDD (k) is 2 k a. 
When a = 32, the experimental results show that M QRMDD is almost the same as actual size of the table. However,M Cas is larger than the actual size of the memory for logic. To investigate this fact, we obtained the size of memory for logic without memory packing. Figure 21 compares M QRMDD ,M Cas , and the sizes of memory for logic with and without memory packing. The vertical axis denotes the memory size (kilo byte). NonPack Mem denotes the size of memory for logic without memory packing; Pack Mem denotes the size of memory for logic with memory packing; EstMem denotes the estimated sizeM Cas . EstQTable denotes the estimated sizeM QRMDD . Figure 21 shows Pack is 1.9 to 2.1 times smaller than NonPack Mem. Also, NonPack Mem is almost equal to EstMem. Another reason for the difference of the memory sizes is due to the difference ofw andμ. When we generate an LUT cascade, we select functional decomposition that minimizesμ using a dynamic programming [6] , while to construct a QRMDD (3), we do not optimize the size of decompositions. Therefore,μ is smaller thanw. From Eqs. (2) and (3), these differences affected the memory size.
Both methods perform logic simulation by accessing the data stored in the memory. Thus, the simulation time is affected by the time for accessing memory, the number of memory accesses, and the time for handling the read data. The memory access time heavily depends on the frequency of cache misses. When a cache miss occurs, the CPU accesses the main memory and reads the data. The CPU manages the main memory per page. First, it convert a virtual address into a physical address using a special cache called TLB (Translation Lookaside Buffer), next it accesses the main memory at a high speed and reads the data [17] . Therefore, the size of data stored in a memory affects the memory access time. Figure 22 shows an influence of memory packing on simulation time. In Fig. 22 , Pack Sim denotes the simulation time (sec) with memory packing; NonPack Sim denotes the simulation time (sec) without memory packing. Since smaller memory tends to have fewer cache misses, Pack Sim is faster than NonPack Sim. To predict the ratio of simulation time, we define the ratio of simulation time for LUT cascade emulator and QRMDD (k)-based simulator as follows:
where Path denotes the path length, Cell denotes the number of cells, M Cas denotes the size of memory for the LUT cascade emulator, and M QRMDD denotes the size of table for the QRMDD (k). 
The vertical axis denotes the ratio of the simulation time. In this figure, we set α = 100 and β = 1. Figure 23 shows that EST ratio has the same tendency as SIM ratio except for mem ctrl. In mem ctrl, many of adjacent cells are stored in the same page of the memory for logic. Since adjacent cells are read continuously, the miss rate of the cache for mem ctrl was low, and the simulation time is short, and SIM ratio is high. We can reduce the simulation time, if we perform memory packing so that adjacent cells are stored in the same page of the memory. The simulation setup time for both methods are almost same, since the difference of the code image size are also almost the same.
Conclusion and Comments
In this paper, we showed a cycle-based logic simulator using the LUT cascade emulator running on a standard PC. This method first converts the circuit into LUT cascades. Then, it stores the LUT data in the memory of the LUT cascade emulator. Next, it generates the program code for the control circuit of the LUT cascade emulator. This paper also compares the method with a LCC simulator and a simulator using a QRMDD. Our simulator is 3.5 to 10.6 times faster than the LCC, and 1.1 to 3.9 times faster than the QRMDDbased one. The simulation setup is 2.0 to 9.8 times faster than the LCC. The amount of memory is 1/1.8 to 1/5.5 of the QRMDD-based simulator. The tricks of our fast simulation are:
1. It replaces many gates into a small number of multiinput multi-output cells. This reduces the number of memory references. 2. It generates the program code that uses both instruction cache and data cache efficiently. 3. It performs memory packing that reduces the cache misses.
The proposed method is a kind of a cycle-based simulator. Note that, special primitives, such as tri-state buffer, are not implemented in the current version. One of the future projects is to develop a efficient mixed simulator using cycle-based simulation and eventdriven simulation.
